© 2012 Karan Bhagat

TUTORIAL ON DESIGNING AND IMPLEMENTING A DIRECT DIGITAL SYNTHESIZER (DDS) ON A FIELD PROGRAMMABLE GATE ARRAY (FPGA)

BY

KARAN BHAGAT

THESIS

Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and Computer Engineering in the Graduate College of the University of Illinois at Urbana-Champaign, 2012

Urbana, Illinois

Adviser:

Professor José E. Schutt-Ainé

ABSTRACT

Many telecommunication applications require a fast switching, fine tuning and superior quality sinusoidal signal source for their components. One such a frequency synthesizer is a Direct Digital Synthesizer (DDS).

This thesis utilizes a design that, aims to combine digital circuit design and electronic communication knowledge, and apply it in a practical environment. It does so, by providing a tutorial on designing and implementing a DDS on a FPGA using Xilinx's ISE software. The thesis also examines the final results as well as shows the unwanted spurs that are generated.

Since this is purely a digital design, it does not implement a Digital-to-Analog Converter (DAC) or a Low-pass Filter (LPF). Using a Virtex 6 design for the FPGA, you can achieve close to perfect sinusoids, without any phase change, with varying Frequency Tuning Words (FTWs).

To my family, for their love, support, motivation and patience. To my Adviser, for his support, guidance and advice. To my fellow student coworkers, for their advice and assistance.

ACKNOWLEDGMENTS

I would like to thank my graduate school adviser, Professor José E. Schutt-Ainé, for all his support and guidance over the past two and a half years. Thanks to Yuanwang Yang, who started this project, helped designed it, and from whom I took over the mantle. I thank Thomas Comberiate for his continuous guidance and support on the subject. I thank Karnik Radadia for his immense help on this project. I would also like to acknowledge James Hutchinson, the editor in the ECE Publishing office, for his advice on various formatting issues of this thesis.

Lastly, I would like to thank my parents, brother and sister-in-law for their continuous moral support, motivation, understanding and patience throughout my education.

TABLE OF CONTENTS

Chapter 1. INTRODUCTION	
1.1 Overview and Purpose	1
1.2 Outline	2
Chapter 2. FUNDAMENTALS AND BACKGROUND OF DDS	
2.1 Structure and Theory of Operation	
2.2 Spurs in the DDS	5
Chapter 3. BACKGROUND IN VERILOG	7
3.1 Resources	7
3.2 Necessary knowledge for designing the DDS	7
Chapter 4. FPGA DESIGN FLOW AND DESCRIPTION	9
4.1 Design Flow	9
4.2 Design Flow Description	
Chapter 5. FPGA DESIGN TUTORIAL	
5.1 Functional/Device Specifications	
5.2 HDL Coding	
5.3 Behavioral Simulation	
5.4 Logic Synthesis	
5.5 Gate Level Simulation	
5.5 Mapping, Placement and Route (PAR)	
5.6 Static Timing Analysis (STA)	
5.7 Post PAR Timing Simulation	
5.8 FPGA Configuration and Programming	
5.8 Final Behavioral Simulations	
Chapter 6. DDS MEASUREMENTS	
6.1 Timing Reports	
6.1 Behavioral and Post Map Simulations	
6.1 Different Frequency Tuning Word (FTW) Cases	
Chapter 7. CONCLUSION AND FUTURE WORK	
REFERENCES	
APPENDIX A. CHOOSING A SIMULATOR AND SETTING UP MODELSIM	

Chapter 1. INTRODUCTION

1.1 Overview and Purpose

Frequency synthesis is an extremely important technology used in the field of telecommunications. A DDS plays an extremely important role in microwave/radio frequency designs and projects that need a signal source which have no disturbances and little to no noise. A DDS, similar to a Numerically Controlled Oscillator (NCO), is used to generate a sinusoid signal, or any other wave form of utmost clarity, that can switch frequencies very easily and quickly. It is a partial digital design which can be easily designed and implemented and yet provide a fine tuning resolution.

In the field of electrical engineering, a DDS is usually preferred over an analog signal generator for capabilities such as below [1].

- 1. Extremely fast frequency tuning while keeping the phase continuous with no overshoots or undershoots.
- 2. No need for manual tuning or tweaking thereby adding to more redundancies.
- 3. A digital controlled environment can easily be tested and reconfigured from anywhere and anytime when needed.
- 4. Frequency resolution is in the micro-hertz range.
- 5. Many ambient problems (e.g. temperature, dust between components, dielectric presence, etc.) do not affect the circuit.

The purpose of this thesis is to help design such a DDS on a FPGA. With the growing needs of flexibility, extreme accuracy and effectiveness, FPGAs have started to play a very big role in the domain of digital circuit design. FPGAs are generally similar to development boards that are able to operate any circuit you design for them. They also have many switches and ports on the board that help in testing and debugging. The biggest advantage of using an FPGA is that designs can be created and changed over a very short period of time and the designer does not have to wait many months for the circuit to get completed unlike an Application Specific Integrated Circuits (ASIC).

1.2 Outline

This thesis will serve as a complete tutorial that will give you a good background on a DDS as well as teach you how to design it in Verilog as well as how to implement it on an FPGA.

Chapter 2 provides an insight to the fundamental and background knowledge behind the operation of a DDS, additionally going over some of its drawbacks.

Chapter 3 talks about the requirement of Verilog coding in the field circuit design. Apart from stating some resources, it also goes over some necessary examples that are needed to design the DDS.

Chapter 4 elaborates on the design flow for designing circuits for an FPGA.

Chapter 5 presents you with a detailed step-by-step tutorial on designing, implementing and simulating the entire DDS on the FPGA. This chapter will utilize Xilinx's ISE software (which has many embedded tools) to facilitate all the three functions.

Chapter 6 shows the different results obtained when testing the testing the DDS for different frequency parameters.

Finally, Chapter 7 concludes this thesis by discussing the learning's from this thesis and provides some ideas into future work that can be done.

Chapter 2. FUNDAMENTALS AND BACKGROUND OF DDS

In the following chapter you will go through the theory behind the design of a DDS and study its problems.

2.1 Structure and Theory of Operation

A DDS is composed of simple yet important blocks which need to be designed very well to perform properly. Essentially it is composed of four components excluding the reference clock: a Phase Accumulator (PA) which includes a register, a Lookup table (LUT), a Digital-to-Analog Converter (DAC) and a Low-pass filter (LPF) [2][3]. Figure 2.1 represents a design of a conventional DDS [2].





Figure 2.1: Basic structure of a DDS

The main considerations of the DDS are that the PA and DAC should run on the same clock and the LUT consists of a Read Only Memory (ROM). Even though the PA is clocked, it still operates very fast. The DAC and LPF however, are speed and power consumption hogs due to their design [4].

The circuit starts with a Frequency Control/Tuning Word (FCW/FTW) applied to the PA. At each clock cycle, the PA keeps incrementing by the M-bit FTW (M = 32 for our design) and the result is stored in an inbuilt register. The output of this register is given back and added to the input FTW creating a cycle. The output of the PA is then truncated and given to the LUT. The process of truncation is a simple elimination of the lower order bits. The LUT then accepts the W-bit word (W = 12 for our design) as the phase of the sine wave and in turn generates the amplitude of a sine wave. Hence the LUT is also called a phase-to-amplitude converter. This quantized version of the sine wave is then fed into the DAC which creates an analog output. The LPF at the end smoothens out the output of the signal [2].

Phase Accumulator (PA): The PA is principally a combination of an adder, a counter and a register. At each clock cycle the M-bit word of the PA increments by the FTW, thereby producing a quantized saw-tooth waveform as in Figure 2.2 [1]. Each dot on the saw-tooth waveform is the value that comes out of the register.



Now since we give an input of an M-bit word, the PA has 2^M possible values. The final frequency of the sine wave is directly depended on the frequency of this saw-tooth wave form produced at the PA. Thus larger the M word, faster the PA jumps which leads to a higher frequency at the output. From the output of the PA we can derive the ultimate frequency of the sine wave as in Equation 2.1

$$f_{out} = \frac{FTW}{2^M} \times f_{clk} \tag{2.1}$$

An important fact to remember is that in any circuit where a signal is sampled, such as here, the Nyquist theorem will always apply. The Nyquist theorem states: "If a function x(t) contains no frequencies higher than B hertz, it is completely determined by giving its ordinates at a series of points spaced 1/(2B) seconds apart," [5] [6]. Thus the above function is conditional, given that Equation 2.2 holds true [6].

$$f_{out} \le \frac{f_{clk}}{2} \tag{2.2}$$

Lookup Table (LUT): The LUT behaves as a Phase-to-Amplitude conversion unit, thereby giving us a discrete sine wave at the output. To keep the LUT reasonably sized we truncate the bits from the PA and feed the higher order bits to the LUT [7]. For our design we choose bits 29 through

18 as the 12 bit W-word. This allows the hardware to be reasonably sized and not extremely power hungry. The LUT will contain unique values of a sine wave over one period, however even in that one period, the sine wave is symmetrical. To further exploit this symmetrical nature, we can fill the table with values that correspond to only a quarter of a sine wave period [7].

For the FPGA design you will need a coefficients file containing the values of the LUT. Generate this file with the help of Matlab and store it as a **'*.coe'**. This file will then be added to your ROM in Section 5.2 step 11.j.

Digital-to-Analog Converter (DAC): A second truncation process is carried out here, as the output of the LUT is truncated to the appropriate number of bits and then given to the DAC. The DAC creates an analog waveform from the discretized sine wave. An important fact to note here, is that the DAC is solely responsible for the limiting the design's maximum attainable frequency. It doesn't matter how fast the PA is clocked as the DAC (which is one of two analog components in the entire design) forms the bottleneck.

Low-pass Filter (LPF): The LPF behaves as a reconstruction filter that smoothens out the signal from the DAC. Since we do not want any aliases of the fundamental frequency, this LPF also behaves as an antialiasing filter [1], thereby limiting us to the Nyquist frequency. Typically, a Chebyshev filter is used to build this stage due to its "sharp frequency response characteristics," [1].

For the DDS design in this paper you will not implement a DAC and LPF because the FPGA development board used for the design does not have those two components on board. Hence we will simulate the behavior of the DAC using a different simulator in Section 5.8

2.2 Spurs in the DDS

Due to the design's inherent qualities, the generated sinusoid is not perfect and contains certain disturbances/spikes/spurs [6].

Phase Truncation Spurs: To design a smaller sized LUT which draws less power, we eliminate some of the Least Significant Bits (LSBs) of the 32 bit word from the PA. This truncation of bits leads to spectral impurity known phase truncation spurs and it is the biggest cause of noise and

5

spikes in the DDS system. Since this part of the system is completely digitally designed, there are many algorithms that can be implemented to reduce these spurs.

Quantization Noise Spurs: In the DDS design presented here, we truncate the output of the LUT even further and give it to the DAC. The DAC however, accepts a signed binary number with a certain precision. To achieve this, the input bits are further rounded. This modification and quantization leads Quantization Noise Spurs.

Quantization Nonlinearity Spurs: As the technical tutorial on DDS by Analog Devices states, these spurs are a "consequence of the inability to design a perfect DAC," [1]. Due to the DAC's inherent design and non-ideal transfer function behavior, every input will have few errors associated to it and thus you will not attain an ideal output. These errors, caused essentially due to the non-linearity of the DAC lead to Quantization Nonlinearity Spurs, can only be reduced by increasing the precision of the DAC.

Chapter 3. BACKGROUND IN VERILOG

Digital circuits are designed and modeled using Hardware Description Languages (HDLs). Verilog and VHDL (Very high speed integrated circuit HDL) are two such types of industry standardized HDLs.

As a beginner it is recommended to design circuits in Verilog as VHDL has a higher learning curve and needs to be more explicit when defining different modules.

3.1 Resources

- The best resource for viewing examples of Verilog/VHDL files is the "World of ASIC" website [8].It contains Tutorials, examples, suggestions for different tools that are used with digital design, list of books to use as an additional references, as well as some Frequently Asked Questions (FAQs).
- Another good resource is a document titled "Verilog Tutorial" by Deepak Kumar Tala [9]. He is the same person who manages the website mentioned in the previous point. This tutorial goes over the design and tool flows, basic program designs, syntaxes and semantics, operators, gate level designs, behavioral modeling, writing test benches, modeling Finite State Machines (FSMs), etc.

3.2 Necessary knowledge for designing the DDS

Xilinx's ISE tool (used in this project) contains many examples as well as tips to instantiate models in your design. Section 5.2 step 5 of this tutorial will give you instructions on accessing those features.

Given below are some examples of code that will be necessary to use when designing your DDS.

Registers and Wires: You will need to use many registers and wires for internal connections and storage in your design.

reg register_name;	//single bit register
<pre>wire[11:0] wire_name</pre>	//A 12-bit wide bus

Always blocks: To modify or perform certain functions recurrently or at a given time, use the *always* instruction.

always@(posedge clk) clkout <= clk;	<pre>//Used for only one instruction //sending the clk signal to clkout at every positive edge of the clk</pre>
always #5 clk = ~clk;	//changing the clk singal every 5ns
	<pre>//Begin and end constructs used when multiple operations //need to be carried out = address[17:0]; <= address[31];</pre>

end

Initial statement: Used when you need to execute a statement only once at the beginning of a simulation [8]. This statement is very important for the **testbench** file (Refer Section 5.2 step 13).

```
initial begin

// Initialize Inputs

clk = 0;

en=1;

phasestep = 1048576;
```

end

Module and endmodule statement: Your entire design for any module needs to be included

within these two constructs.

module dds(clk, phasestep,rom_en, data2DAC,clkout);
 input clk;
 input [31:0] phasestep;
 output [12:0] data2DAC;

//Add remaining input and output ports. //Add entire design and instantiations.

endmodule

Chapter 4. FPGA DESIGN FLOW AND DESCRIPTION

For a circuit designer there are typically two ways to design and implement digital circuits:

- 1. Application Specific Integrated Circuits (ASIC) Implementation
- 2. Field Programmable Gate Arrays (FPGA) Implementation.

The main difference between the two is that in the case of FPGAs you can program a ready development board and thus implement and test your design setup in a quicker time frame. ASICs however are capable of a complete custom design [10]. The advantage of the latter makes it cost much less and takes up a lesser space since the device only contains devices that are absolutely necessary to run your application.

From a research standpoint it is recommended to use an FPGA since you can easily modify your designs and test them using the numerous test switches and ports that are present on board. Hence for this project you will implement the DDS on an FPGA.

4.1 Design Flow

Shown below, in Figure 4.1, is a rough FPGA process design flow that every person should follow when designing a circuit [11][12].




Figure 4.1: FPGA Design Flow

4.2 Design Flow Description

Functional/Device Specifications: In this stage the designer is supposed to enter in the configuration (make/model/speed/class/family) of the FPGA into the designing tool. The designing tool then performs some preliminary setup to enable you to access that particular FPGA device's intellectual properties (IPs), designs and components [13][14].

Hardware Description Language (HDL) Coding: For this step, the designer codes his entire design in a hardware readable language (Verilog or VHDL). The designer also has an option to implement his project via a schematic based entry, however when he needs to utilize algorithms for the design, a HDL based entry is preferred [13][14].

Logic Synthesis: Synthesis is a process that converts the HDL code into a gate level netlist. This netlist describes the different types of components, elements, interconnections between those components and other necessary details like area occupied, temperature of operation etc. Another added feature of synthesis is that it also checks the syntax of your code. In some cases it also maps your design to the particular FPGA family that was selected in the Device Specifications [13][14].

In this tutorial, Xilinx's ISE tool will use the embedded Xilinx Synthesis Technology (XST) to perform the synthesis of the circuit. This tool goes through all the relevant processes, additionally, generating a schematic view of our HDL [13][14].

Mapping: This process maps the generic logic design (which is composed of different gates, flip flops, modules and input/output switches) to the logic technology contained inside the chosen FPGA device [13][14].

Placement & Route (PAR): This phase is one of the most crucial steps in the entire implementation. As the name suggests, the Placement is responsible for deciding which locations should the components be placed within the FPGA. The Routing is then responsible for the connections between those different components. PAR is extremely important because it is performed around the designer's timing and area constraints. As a result, a bad placement might cause problematic routing, thereby leading to violations in the design [15].

FPGA Configuration and Programming/Implementation: This last phase of the FPGA design flow incorporates loading the design onto the FPGA and then testing the circuit. This stage converts your entire design into a 'bitstream' file which is loaded onto the development board. Once loaded, your FPGA is ready to run with your designed circuit [15].

Design Verification: In every design it is extremely important to meet certain conditions and satisfy important criteria at the end. Thus after every crucial designing step, the designer has to test if the circuit meets those different constraints (for e.g. functional logic, timing and area stipulations) [15].

For this part Xilinx has given us the flexibility to choose its own internal tool, ISE Simulator (ISim), or an external tool, ModelSim. Whenever we want we can change our choice by rightclicking on the topmost module within the view pane and then clicking on **Design Properties** \rightarrow **Simulator**. The descriptions for each of the different testing stages are given below:

- Behavioral Simulation: This stage is responsible for verifying the HDL functionality. It is important to remember that this step only tests your code, and not the Gate Level verification [14]
- ii. Gate Level Simulation: Once the Synthesis is completed and we have a gate level netlist,this simulation tests the timing and functionality of the circuit down to the gate design.
- iii. Static Timing Analysis (STA): Once your PAR is completed and the STA is carried out, the designer can analyze important aspects of the circuit like setup and hold times for the circuit, critical paths within the circuit and clock skew rates. A STA traces through every possible path in your circuit and can debug slow paths or many more glitches that could hamper the circuit.
- iv. Final Post PAR Timing Simulation: This is the final timing simulation post PAR. This simulation gives the designer an entire timing summary of the circuit, which is very close to the actual results seen when implemented on the FPGA.

Chapter 5. FPGA DESIGN TUTORIAL

For your project you will use Xilinx's ISE Design Suite. The ISE is a comprehensive tool allows the designer to initially describe the entire design and then perform the other required steps with the help of other tools. Think of it as a top level tool that calls upon the other tools when desired.

First and foremost you will need to download the latest ISE suite from Xilinx's website which is available on a freeware basis for a period of thirty days. Then open ISE by clicking on the shortcut on the desktop or Start Menu \rightarrow Xilinx ISE Design Suite \rightarrow ISE Design Tools \rightarrow **Project Navigator**

5.1 Functional/Device Specifications

1. Create a new project. File \rightarrow New Project and enter your project name.

📧 New Project	t Wizard
Create New Pro	
Enter a name, locati	ons, and comment for the project
N <u>a</u> me:	dds_test
Location:	C:\Users\Karan\Documents\DDS\THESIS\ISE_Project\dds_test
Working Directory:	C:\Users\Karan\Documents\DDS\THESIS\ISE_Project\dds_test
<u>D</u> escription:	
-Select the type of to	op-level source for the project
Top-level source typ	pe:
HDL	
More Info	Next Cancel

Figure 5.1: New Project Wizard

Remember to select HDL for your Top-level source type as shown in Figure 5.1.

 Fill in your device specifications as in Figure 5.2. Appendix A step 1 shows how you can change your device specifications/properties anytime during your project when you feel necessary.

Project Settings		
Specify device and project properties. Select the device and design flow for the pr	oiect	
Property Name	Value	
Evaluation Development Board	None Specified	
Product Category	All	
Family	Virtex6	
Device	XC6VLX75T	
Package	FF484	
Speed	-3	
Top-Level Source Type	HDL	
Synthesis Tool	XST (VHDL/Verilog)	
Simulator	Modelsim-PE Mixed	
Preferred Language	Verilog	
Property Specification in Project File	Store all values	
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	
Enable Message Filtering		

Figure 5.2: Device Specifications

5.2 HDL Coding

The ISE suite is truly a wonderful tool that allows the designer to create and instantiate different types of modules and Intellectual Properties (IPs) very easily. As mentioned in Section 2.1 you will not implement the DAC and LPF in this design project. Furthermore, for this tutorial we shall stick with designing the modules in Verilog only.

To create your top level module (e.g. dds_top.v) go to Project → New Source or click on
 in the top left of the View Pane as shown [Figure 5.3].




Figure 5.3: View Pane

2. Select Verilog Module and type 'dds_top' or 'dds' for the File name. Select Next.

Mew Source Wizard	
Select Source Type Select source type, file name and its location. PCORE Generator & Architecture Wizard) Schematic System Generator Project User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor	Eile name: dds_top Logation: {aran\Documents\DDS\THESIS\ISE_Project\dds_test
More Info	Next Cancel

Figure 5.4: New Source File

3. This next window [Figure 5.5] allows you to enter the inputs and outputs of the module. Check the 'Bus' box for the 'phasestep' and the 'data_2_dac' signals and enter their bit width. For our design 'phasestep' is 32 bits wide and 'data_2_dac' is 12 bits wide.

Define Module						
Specify ports for module.						
Module name dds_top						
Port Name	Directio	on	Bus	MSB	LSB	
clk	input	-				
phasestep	input	-	V	31	0	
rom_en	input	-				
data_2_dac	output	-	V	12	0	
clkout	output	-				
	input	-				
	input	-				
	input	-				
	input	-				
	input	-				
	input	-				

Figure 5.5: Configuring Inputs and Outputs

4. Once you go ahead, you will get a Verilog file as shown below on the left side of Figure 5.6

1	`timescale 1ns / 1ps	1	`timescale 1ns / 1ps
2	///////////////////////////////////////	2	
3	// Company:	3	// Company:
4	// Engineer:	4	// Engineer:
5	//	5	//
6	// Create Date: 04:07:10 11/15/2012	6	// Create Date: 11:45:09 07/24/2010
7	// Design Name:	7	// Design Name:
_	// Module Name: dds_top	8	// Module Name: dds
	// Project Name:	9	// Project Name:
10	<pre>// Target Devices:</pre>	10	// Target Devices:
11	// Tool versions:	11	// Tool versions:
	// Description:	12	// Description:
13	//	13	//
			// Dependencies:
	//	15	//
	// Revision:		// Revision:
	<pre>// Revision 0.01 - File Created</pre>	17	<pre>// Revision 0.01 - File Created</pre>
	<pre>// Additional Comments:</pre>	18	// Additional Comments:
	//	19	
		20	
21	module dds_top(21	<pre>module dds(clk, phasestep,rom_en, data_2_dac,clkout);</pre>
22	input clk,	22	input clk;
23	<pre>input [31:0] phasestep,</pre>	23	input rom_en;
24	input rom_en,	24	
25	output [12:0] data_2_dac,	25	
26	output clkout	26	output clkout;
27);	27	
28			
29			
30	endmodule		
31			

Figure 5.6: Stating Inputs and Outputs in a module

Figure 5.6 also indicates how to start any Verilog file. Verilog allows you the flexibility to assign port calling slightly differently, by first defining the names of the inputs and outputs and then later categorizing them. The alternative representation is shown on the right hand side of the Figure 5.6.

5. An extremely nice feature of ISE is that Xilinx has given the designers access to many templates that are readily available in the tool. For example, if you need to make a function declaration or create a flip flop, a lookup table, a comparator, an encoder, a decoder, or a User Constraint File (UCF) etc., go to Edit → Language Templates →Verilog/UCF and select the appropriate device. To instantiate the same in your design file, right-click on the desired template and select Use in File [Figure 5.7].




Figure 5.7: Instantiating Examples of Code

6. The ISE tool allows you to easily implement Xilinx IPs. When using IPs it is important to select the right family and device of the FPGA (Section 5.1 step 2) since the devices you implement are completely dependent on the type of FPGA used.

For our DDS we will be using two of such IP's. In the top level DDS file (dds_top.v/dds.v) we will implement the Phase Accumulator, and then later on we will implement a Block Memory Generator for the Sine LUT.

To implement the Phase Accumulator IP, go to **Project** \rightarrow **New Source** (as seen before in Section 5.1 step 1) and type 'Accumulator' for the File Name. Select IP (CORE Generator & Architecture Wizard for the source type [Figure 5.8].

New Source Wizard Select Source Type Select source type, file name and its location. BMM File ChipScope Definition and Connection File Implementation Constraints File IP (CORE Generator & Architecture Wizard) MEM File Schematic System Generator Project User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Fmbedded Processor	Eile name: Accumulator Logation: Iments\DDS\THESIS\ISE_Project\dds_test\jpcore_dir Iments\DDS\THESIS\ISE_Project\dds_test\dds_test\jpcore_dir Iments\DDS\T
More Info	<u>N</u> ext Cancel

Figure 5.8: Instantiating an IP

 Once you go to the next page, you shall notice you can select your IP according to its function or you can view it by its name. Select Basic Elements → Accumulators and add the Accumulator IP.

- 8. According to our DDS, we will be using a 32 bit input and output PAC. So, for the next stage, change the following variables to values shown below:
 - a. Input Type: Unsigned
 - b. Input Width: 32
 - c. Output Width: 32
 - d. Latency Configuration: Automatic
 - e. Bypass: Unchecked

Accumulator Documents <u>V</u> iew				
IP Symbol & ×	LogiCXRE	Accumul	ator	11.0
	Component Name	Accumulator		
	Implement using	Fabric 👻		
	Input Type	Unsigned 👻		
	Input Width	32 Range: 1256		
	Output Width	32 Range: 32258	3	
B[31:0]	Accumulation Mode	Add 👻		
	Latency Configuration	Automatic Latence	cy 3 Range: 1	.32
	Accumulator Scaling	• •		
	Control			
Bypass	Clock Enable (CE)			
SCLR	Carry In (C_IN)			
	Synchronous Clear (SCLR)		
	Synchronous Set (SS	ET)		
	Synchronous Init (SI	NIT) Init Value	0	(Hex)
	Bypass	Bypass Sense	Active High 👻]
	Synchronous Set and Cle	ear(Reset) Priority	Reset Overrides Set 👻]
	Synchronous Controls ar	d Clock Enable(CE) Priority	Sync Overrides CE 📼]
	Power-on Reset Init Value	0 (Hex)		
🌾 IP Symbol 🔻 Information	Datasheet		Generate	<u>C</u> ancel <u>H</u> elp

Figure 5.9: Accumulator IP

9. Leave everything else unchanged and click **Generate**. Figure 5.10 should now show what your View Pane should look like.




Figure 5.10: View Pane showing Accumulator not instantiated

10. Figure 5.10 shows that the Accumulator has been generated but has not been instantiated within the design. ISE has very unique feature that shows you how to instantiate any module that you generate or create. To do the following select the Accumulator IP and double-click on View HDL Instantiation Template in the Processes Pane (located below the View Pane). Copy the relevant code, paste it within the top level entity and edit the inputs and outputs of the module. Your top level entity shall now contain an instantiation of the module as marked within Figure 5.11.

```
21 module dds(clk, phasestep,rom en, data2DAC,clkout);
      input clk;
22
      input rom en;
23
      input [31:0] phasestep;
24
      output [12:0] data2DAC;
25
      output clkout;
26
27
     reg clkout;
28
      //reg[31:0] freqw;
29
      reg[12:0] data2DAC;
30
31
32
      wire[12:0] temp;
33
      wire[31:0] address;
34
35
36
       //rom_en_<= 1:
      Accumulator uut(.clk(clk),.b(phasestep),.q(address));
37
       acc2dac uut2(.address(address), .data2DAC(temp), .clk(clk), .en(rom en));
38
```

Figure 5.11: Instantiating an IP

- 11. The next IP that we you need to embed is the Sine Lookup Table. For this IP, instantiate the Block Memory Generator and make the following changes, while leaving everything else the same:
 - a. Interface type: Native. Go to the Next page.
 - b. Memory Type: Single Port ROM.
 - c. Algorithm: Low Power. Go to the Next page.
 - d. Read Width: 12.
 - e. Read Depth: 4096. Go to the Next page.
 - f. Register Port A Output of Memory Primitives: Checked.
 - g. Register Port A Output of Memory Core: Checked.
 - h. Pipeline Stages within Mux: 3.
 - i. Load Init File:Checked.

- j. Select the file with the sine wave coefficients you generated in Section 2.1. Go to the **Next** page and eventually **Generate** the module.
- 12. When you instantiate the LUT in the design make sure to implement a conversion algorithm that changes the output of the ROM depending on the two highest most significant bits (MSBs). This algorithm is necessary to create an entire sine wave period from only quarter a sine wave period that we stored. Now you can go ahead and design the remaining components.
- 13. Finally, a very important and required module is the test bench file (dds_tbw.v). A test bench file lists the behavior of the inputs, of the top level module, in the duration of the simulation period. To create the test bench file, go to New Source and select Verilog Test Fixture as the Source type.

5.3 Behavioral Simulation

ISim will be used as the preferred simulator for this Behavioral Simulation stage. Please refer to Appendix A step 1 to change your simulator.

 Select the Simulation under the view pane. Make sure Behavioral is selected for the process. In the Processes pane you can check the syntax for the test bench, as well as simulate the Behavioral Model for your device. After checking the syntax, double-click on Simulate Behavioral Model.




Figure 5.12: Simulation Files view

2. If the Behavioral Simulation passes successfully, ISim will open in a separate window and will give us results like in Figure 5.13.




Figure 5.13: ISim Behavioral Simulation

For our design we use a FTW (named as 'phasestep') = $2^2 = 1048576$. We notice that our ROM behaves as expected, increasing continuously at every clock interval by the FTW.

To change the run time of the simulation, close the ISim window, go back to the ISE window, right click on Simulate Behavioral Model under the Processes pane, and click on Process Properties. Change the Simulation Run Time as you desire.

5.4 Logic Synthesis

Logic Synthesis is performed by Xilinx Synthesis Technology (XST) which is called upon by ISE itself [16]. When performing Synthesis, the tool first checks the syntax of your entire design and then compiles your HDL code into a netlist. This compilation does both, translates as well as optimizes your HDL code [16].

For users that code a HDL circuit instead of a schematic based circuit, XST can generate RTL and Technology Schematics of the designs.

 The first step to synthesize your circuit is to setup the Process Properties. Right-click on Synthesize and click on Process Properties. Adjust the Property display level to 'Advanced'. Go to the Synthesis Options tab and set Netlist Hierarchy to 'Rebuilt' as in Figure 5.14..

Contraction of the second seco	tions			×
Category	Switch Name	Property Name	Value	
	-opt_mode	Optimization Goal	Speed	•
HDL Options Xilinx Specific Options	-opt_level	Optimization Effort	Normal	•
Annix Specific Options	-power	Power Reduction		
	-iuc	Use Synthesis Constraints File		
	-uc	Synthesis Constraints File		=
	-keep_hierarchy	Keep Hierarchy	No	•
	-netlist_hierarchy	Netlist Hierarchy	Rebuilt	•
	-glob_opt	Global Optimization Goal	AllClockNets	•
	-rtlview	Generate RTL Schematic	Yes	-
	-read_cores	Read Cores		
	-sd	Cores Search Directories		+
	-write_timing_constraints	Write Timing Constraints		
	-cross_clock_analysis	Cross Clock Analysis		
	-hierarchy_separator	Hierarchy Separator	/	•
	-bus_delimiter	Bus Delimiter	\diamond	•
	-slice_utilization_ratio	LUT-FF Pairs Utilization Ratio	100	-
	-bram_utilization_ratio	BRAM Utilization Ratio	100	÷ -
		Proper	ty display level: Advanced 💌 🖉 Display switch names 🌘	Default
			OK Cancel Apply	Help

Figure 5.14: Synthesis Options

- 2. Double-click on **Synthesize-XST** in the Processes pane.
- Expand the Synthesize-XST in the Processes Pane. To view the generated RTL Schematic, double-click on the same. Select Start with the Explorer Wizard and click OK. Select the top level module and Add it to the Selected Elements and then click on Create Schematic

Selected Elements
] 👗 dds]]

Figure 5.15: Creating an RTL Schematic

[Figure 5.15].




Figure 5.16: RTL Schematic

Once you click on **Create Schematic** you will get the top level schematic of your design as in Figure 5.16. To enter one level deeper double-click on the **'dds'** module. For these schematic views, simple shortcuts can be used:

- a. Double-click: Go one level deeper
- b. Ctrl + Z: Go back one level or Undo
- c. Ctrl + Y: Go forward one level or Redo
- d. Ctrl + Mouse Scroll Wheel : Zoom
- 4. A **Technology Schematic**, which is just a post-synthesis schematic, can be created similarly.

5.5 Gate Level Simulation

Gate Level Simulation is done via the Synthesis stage.

1. Double-click on **Generate Post-Synthesis Simulation Model** located under Synthesize under the Processes pane. A confirmation of the completion will be shown in the console bar

shown below. Once the Simulation model finishes, open the **Design Summary** tab. If you cannot find the tab go to **Project** \rightarrow **Design Summary/Reports**.

 To view the Synthesis report, in the main window, double-click on Synthesis Report under Detailed Reports. From this report the designer can view vital information like the design summary incorporating the final registers/flip-flops count, total number of gates used, clock information, and different critical paths and their timings.




Figure 5.17: Synthesis Timing Report

5.5 Mapping, Placement and Route (PAR)

The entire process of Mapping and PAR falls under the **Design Implementation** block. Design Implementation also incorporates another additional step in the beginning called **Translate**. According to Reference [14] this process "combines all the input netlists and (user) constraints to a logic design file. This information is saved as a Native Generic Database (NGD)". Once the Translate process has been completed the embedded tool automatically performs the Mapping and PAR.

- As a prerequisite to implementing any design on a FPGA, a User Constraint File (UCF) is required which will first need to be created. To do so, click on New Source, select Implementation Constraints File, type the file name and click Next.
- In the View Pane, select the top level entity, and in the Processes pane expand User Constraints, and double-click on Create Timing Constraints. You will get a window similar to the one shown in Figure 5.18.

Timing Constraints ↔ □ ₽ ×												
Source Constraint File						g Constraints for (Intry or right dick						
dds.ucf	State 🛎	TIMESPEC Name *	Clock Time Name	Clock Net *	Period	Duty Cycle	Edge	Reference TIMESPEC	Factor	Phase Shift	Input Jitter	Source
$\ensuremath{\bigcirc}$ Show constraints from specified file only	1 OK	TS_clk	clk	clk	2.1 ns	50 %	HIGH					dds.ucf
Show constraints from all files	2	-										
Save New Constraints To File			1							1		
dds.ucf	Validate Co	straints Click "Validate C	onstraints" button after d	irect entry of any	change							
Constraint Type												
UCF Constraints						Unconstrained (Clocks					
Timing Constraints Clock Domains						onconstrained	CIUCKS					
- Inputs												
Outputs												
Exceptions												
Operating Conditions Group Constraints												
Miscellaneous												
_	Filter:											Find
							_				_	
Start 🖉 Timing 📽 Design 🖺 Fi ()	🖺 Design Summ	ary (Translated) 🔣	dds.v 🗵	acc2dac.v	× 🗎 (lds_tbw.v 🙁	📄 dds_u	cf_test.ucf 🛛 📄 d	ds.ucf 🛛 🗵	🗿 Timing Co	nstraints 🗵	

Figure 5.18: Setting Clock Constraints

Double-click on the '**clk**' signal in the **Unconstrained Clocks** section and enter '**2.1ns**' in the **Specify time** category within the **Clock signal definition**. Let the default Duty cycle of 50% be unchanged. Note: we use a 2.1ns period because we use a 475MHz clock frequency.

In the **Constraint Type** window on the left go to **Inputs** and double-click on '**clk**' in the **Is Constrained by a Global OFFSET IN** field. In the new window setup the desired clock type and click **Next**. Enter in the desired **External setup time** and **Data valid duration**. For this tutorial 2.1ns has been chosen for both [Figure 5.19].

Clock pad net and period * Input clock pad net: clk	•	System Synchronous SDR Rising
* Input dock period information: Clock Name : dk Period : 2.1 ns Duty Cycle : 50%	Create/Edit	Clock
Input pad timegroup/net Input pad timegroup:	▼ Create	Data C X Rising Data C X
Rising edge constraints * External setup time (offset in): 2.1	Unit: ns 💌	
Data valid duration: 2.1 Input register timegroup:	Unit: ns 💌	Clock Information • The capturing clock Pad Net is the clock net used to capture the incoming data.
Rising edge comment:	Create	 Information from the selected clock is shown in the Clock Information area. A new clock PERIOD can be defined by selecting the Create New Clock Period button.
Falling edge constraints External setup time (offset in):	Unit:	Input Pad Group The input Pad Group lists the defined timegroups which contain pad nets.
Data valid duration:	Unit:	 This input Pad Group is used to limit the scope of the rising and falling constraints to only those data pins defined in the Pad Group.
Input register timegroup: Input register timegroup: Implement	Create	A new Pad Group may be defined by selecting the Create New Pad Group button. Rising Constraint Parameters
		 The rising edge constraint applies to all rising edge registers and the clock and

Figure 5.19: Setting Clock Setup time (OFFSET IN)

Similarly go to the **Outputs** and double-click on '**clk**' and enter the required information.

Clock pad net and period	
SDR (both edges) DDR	
* Output clock pad net:	
dk	
* Output clock period information:	
Clock Name : clk	
Period : 2.1 ns	
Duty Cycle : 50%	
Output pad timegroup/net	
Output pad timegroup:	
output pau unegroup.	
Great	e
Rising edge constraints	
* External clock to pad (offset out): Units:	
2.1 v ns	
Output skew reference pin:	
<default></default>	Output Interface Detail:
Output register timegroup:	 The Single Data Rate and Dual Data Rate determine the output interface type.
▼ Cr <u>e</u> ati	The Output dock Pad Net is the clock net used to trigger the outgoing data.
Rising edge comment:	The optional Output pad timegroup limits the scope of the OFFSET OUT constraint to only those data
rusing cage commenter	 The optional Output pad timegroup limits the scope of the OPPSET OUT constraint to only those data pins defined in the PAD timegroup.
Falling edge constraints	A new Pad Group may be defined by selecting the Create New Pad Group button.
*External clock to pad (offset out): Units:	Rising Constraint Parameters:
2.1 v ns	The optional Rising Clock-to-Output (OFFSET OUT) is the time from the rising clock edge at the input
Output skew reference pin:	pin of the FPGA until data becomes valid at the output pin of the FPGA. For source-synchronous
<default></default>	designs, the OFFSET OUT value can be left blank and only a skew report will be generated.
Output register timegroup:	The Output Skew Reference Pin is the reference signal in which the skew of all bits in the bus will be
Creat	e reported against.
Falling edge com <u>m</u> ent:	The optional Output Register Timegroup is used to limit the scope of the constraint to a subset of registers.

Figure 5.20: Setting Clock to Pad time (OFFSET OUT)

 Once you have created the Timing Constraints, you have to assign the Input and Output Pin locations. Xilinx's ISE tool uses the embedded PlanAhead Software to do so. Double-click on I/O Pin Planning (PlanAhead) – Post-Synthesis under the User Constraints tab.




Figure 5.21: I/O Pin Planning

Here, you can locate your desired I/O (Input or Output) pin on the left under the **Netlist** tab, or even below in the **I/O Ports** section [Figure 5.21]. To assign a particular pin you can either drag the desired pin onto a particular pin within the **Package** view, or write the pin location within the **I/O Port Properties** section on the left hand side.

Once you assign the remaining locations for the rest of the pins go to File \rightarrow Save Project, and then close PlanAhead.

4. Once the initial requirements have been setup by following the previous steps, you are now ready to Implement the design. To Implement the design simply double-click on Implement Design. By doing so, the tool processes the Translate, Map and PAR for the design. You can also choose to select the three processes individually by double-clicking on the respective processes. For our project we will perform them separately.

Now **Translate** the design by expanding the **Implement Design** tab within the Processes pane (in the ISE tool) and double-clicking on **Translate**.

- 5. To Map the design, expand the **Implement Design** tab within the Processes pane (in the ISE tool) and double-click on **Map**.
- When the Mapping has been completed double-click on Generate Post-Map Simulation Model and open the Design Summary tab to view the Map Report.

To view the Static Time Analysis of the circuit post the Mapping stage, double-click on Generate Post-Map Static Timing, then expand the same and double-click on Analyze Post-Map Static Timing.

When the report opens up we notice that the STA gives us an upper bound of the clock frequency. We initially setup a 2.1ns clock period (475MHz), but the post Map results show that we can achieve a 541MHz clock (1.847ns period) for our design.

7. To Place and Route the design, expand the **Implement Design** tab within the Processes pane (in the ISE tool) and double-click on **Place & Route**.

5.6 Static Timing Analysis (STA)

To view the STA of the circuit post the PAR, double-click on Generate Post-Place & Route Static Timing, then expand the same and double-click on Analyze Post- Place & Route Static Timing.

When the report opens up you will notice that the STA will give you a new upper bound clock frequency. Here, we initially setup a 2.1ns clock period (475MHz), but the Post PAR results show that we can achieve a 556MHz source clock (1.798ns period) for our design. Note that the Post Map STA gave a max clock frequency of 541MHz clock (1.847ns period).

5.7 Post PAR Timing Simulation

Once the PAR has been completed double-click on **Generate Post-Map Simulation Model** and open the **Design Summary** tab to view the PAR Report

5.8 FPGA Configuration and Programming

To Program the FPGA and generate a 'bitstream' file, ISE will use its embedded tool iMPACT.

 Select the top level entity and right click on Generate Programming File located under the Processes pane. Now click on Process Properties. Select Startup Options in the Category list, and make sure that the FPGA Start-Up clock is selected to CCLK. For devices that are configured from the PROM of the development board, it is suggested to use the CCLK option [1]. Click OK.

Double click on **Generate Programming File**. This will create a bitstream file named **'dds.bit'**. This file will later be used to put onto the FPGA.

 The next step in the process is to create a PROM (Programmable Read Only Memory) file that will be used to program the FPGA. As page 119 of Reference [16] states "In the Processes pane, expand Configure Target Device, and double-click Generate Target PROM/ACE File.

iMPACT Flows	⇔□₽×
Boundary Scan	
SystemACE	
Create PROM File (PRO	OM File Format
🖶 📄 WebTalk Data	
Figure 5.22: iMPA	CT

Once iMPACT opens [Figure 5.22], double click on **Create PROM File** and a **PROM File Formatter** window will open up as in Figure 5.23.

Step 1.	Select Storage Target		Step 2.	Add	Storage Device(s))	Step 3.		Enter Dat
Storage Device T	ype:		Target FPGA		Spartan3E 👻		General File Detail		Value
···· <mark>Xilinx Flash/</mark> Pi ∃·· Non-Volatile F			Storage Device	(bits):	512K 👻		Checksum Fill Value	FF	
Spartan3 Spartan3	AN		Add Storage	Device	Remove Storage Device		Output File Name	Untitled	
	e Single FPGA e MultiBoot FPGA			Device			Output File Location	ments\DDS\nor	mal_dds_backup/
	e Single FPGA e MultiBoot FPGA						Flash/PROM Fil	e Property	Value
	e from Paralleled PROMs	-				•	File Format		BIN
Generic Paral	IEI PROM						Use Power-of-2 for	Start Addr	No
							Number of Bitstream	m	2
							Bitstream 0 Start A	ddress	0
							Bitstream 1 Start A	ddress	675840
							Add Non-Configura	tion Data Files	Yes
							Number of Data File	2	
			Auto Select	PROM					

Figure 5.23: Generating a bitstream file for the PROM

As shown in Figure 5.23, select **Xilinx Flash/PROM**, press the **Green arrow button**, then **Check** the **Auto Select PROM** option and press the next **Green arrow button**. Enter your desired **Output File Name**, and press **OK**. In the new window, add your **'bit'** file. Select **No** when it asks you to add another file. A window like Figure 5.24 should now come up.




Figure 5.24: iMPACT Generate File Process

Select the Xilinx FPGA icon on the right, and then double-click on **Generate File** in the **iMPACT Processes** pane on the left side [Figure 5.25].




Figure 5.25: Bit file generation

3. Save the iMPACT project. This project file can be imported later directly onto the FPGA whenever required.

5.8 Final Behavioral Simulations

You will use ModelSim to view the Post Map simulated behavior of the design because ModelSim has a unique feature of viewing any signal as an Analog Waveform. Since the FPGA does not have a DAC onboard, this feature is extremely useful to view the final output as a proper sine wave. Please refer to Appendix A to setup ModelSim as the Simulator.

 Once you setup ModelSim, select Simulation under the view pane and change the process to Post-Map. Select the project file in the View pane and in the Processes pane double-click on Compile HDL Simulation Libraries [Figure 5.26]. This command will compile all the necessary libraries required by ModelSim. Note, this process will take a long time (roughly under one and a half hours).




Figure 5.26: Compilation of Libraries

Once the compilation process has been completed, select the top level entity's test bench file and double-click on **Simulate Behavioral Model** [Figure 5.27].

View: 🔘 🔯 Implementation 💿 树 Simulation
Post-Map
Hierarchy
i∰ 🧧 acc320.2
🖮 🛄 хсбvlx75t-3ff484
🖻 💟 dds_tbw_v (dds_tbw.v)
Uut - dds (netgen\map\dds_map.v)
No Processes Running
Processes: dds_tbw_v
🖮 🎾 🛛 ModelSim Simulator
🔤 💹 Simulate Post-Map Model

Figure 5.27: Ready to simulate Post Map model

2. If the simulation passes successfully, ModelSim will open in a separate window. By default ModelSim will show the waveforms for the outputs. To add more signals to the display, expand your top level entity in the **Instances and Processes** panel on the left side. Expand whichever block you need the signals from, locate the desired signal and double-click on the signal or click on **Add to Wave Window**. As shown on page 131 of Reference [16], Figure 5.28 below is what the ModelSim window will look like.


stances and Processes		↔ 🗆 🗗 🛪	Object	re .	↔□♂×	(4)					
				ation Objects for 1		-					
						-	Name	Value	1,999,996 ps	1,999,997 ps	1,999,998
nstance and Process Name	Design Unit	Block Type			100 160	8	1 dk	0			
⊳ 💷 sf d 4 OBUF	× obuf(x obu	VHDL Entity	Obje	ct Name	Value 🔨	,=	Us lap_load	ő			
▶ 🗐 sf d 5 OBUF	x obuf(x obu	VHDL Entity	1	l clk0	0	0		10.00			
⊳ 🚺 sf d 6 OBUF	x_obuf(x_obu	VHDL Entity	10000	dk180	1		🖓 mode	0			
sf_d_7_OBUF	x_obuf(x_obu		1	dk270	0	0	🍓 reset	0			
reset_IBUF	x_buf(x_buf_v)	VHDL Entity	1	clk2x	1	14-	1 strtstop	1			
Iap_load_IBUF	x_buf(x_buf_v)	VHDL Entity	1	clk2x180	0	-	1 lcd_e	0			
Icd_rs_OBUF	x_obuf(x_obu	VHDL Entity	E CANEL	clk90	1	21					
Icd_rw_OBUF	x_obuf(x_obu	VHDL Entity	1	l clkdv	0	4	Le lcd_rs	0			
mode_IBUF	x_buf(x_buf_v)	VHDL Entity	10001	l clkfx	1	8	🖓 lcd_rw	0			
Inst_dcm1_CLKIN_IBUFG_INST	x_buf(x_buf_v)	VHDL Entity	1	clkf×180	0	1	sf_d[7:0]	00000000		00000	000
Inst_dcm1_CLK0_BUFG_INST	x_bufgmux(x	VHDL Entity	10000	locked	1	-	1 period	20000 ps		20000	Ins
Inst_dcm1_CLK0_BUFG_INST_SINV	<_inv(x_inv_v)	VHDL Entity	1	b psdone	0			0.500000		0,500	1
Inst_dcm1_CLK0_BUFG_INST_I0_USED	x_buf(x_buf_v)	VHDL Entity	D.	status[7:0]	10100	5	1 duty_cycle	0.500000		0.500	000-
Inst_dcm1_CLKFX_BUFG_INST	x_bufgmux(x		1	dkfb	1	R	1 locked	1			
Inst_dcm1_CLKFX_BUFG_INST_SINV	x_inv(x_inv_v)		1	🚡 clkin	1	21					
Inst_dcm1_CLKFX_BUFG_INST_I0_U	x_buf(x_buf_v)		1	dssen	U						
clk_divider_div_262144_BUFG	x_bufgmux(x	VHDL Entity	Des L	psclk	0						
clk_divider_div_262144_BUFG_SINV	x_inv(x_inv_v)	VHDL Entity	1	psen	0						
Image: Sector State S	x_buf(x_buf_v)	VHDL Entity	1	psincdec	0						
Inst_dcm1_DCM_SP_INST_PSCLKINV	x_buf(x_buf_v)		1	🖥 rst	0						
Inst_dcm1_DCM_SP_INST	x_dcm_sp(x		1	clkfb_ipd	1				X1: 2,000,000 ps		
▶ Inst dcm1 DCM SP INST CLKFB BUF	x buf(x buf v)	VHDL Entity	1	clkin_ipd	1						
LU(>	1	dssen_ipd	U 🗸		< < < < < > < > < >	<		Real and the Design of the	
Instances and Processes 🛛 🔒 Memory 📔	Source Files		<	101	>	1000		Default.wcfg*		X	

Figure 5.28: A look at ModelSim

All the waveforms will be in a digital format, so to view the analog format right click on the 'dacout' or whatever your final output signal is and go to Format → Analog.

In the Figure 5.29 we see that the 'phasestep' (FTW) signal is set as 1048576 (2^20) which confirms with the test bench. Making 'dacout' as an analog wave, shows the output as a sine wave, thereby confirming that our DDS design works. The phase accumulator also behaves as expected as we see the output 'pac_address_out' steadily increases and restarts when it reaches its maximum.

The reason there are a lot of spikes on the output waveform is, you have only simulated an analog behavior and not actually implemented the DAC and LPF. If you simulate a real DAC and filter, most of the spikes shall disappear. Some of these spikes also represent the noise and phase truncation spurs.



- 4. To change the frequency of the sine wave, go back to ISE edit the FTW in the **testbench** file, and re-run the simulation (no need to re-compile the libraries).
- 5. To view the expected behavior post PAR, change the simulation type to **Post-Route** and repeat the above steps.

Chapter 6. DDS MEASUREMENTS

This chapter discusses the final timing results and different simulation wave forms that were achieved with the DDS design for the FPGA.

6.1 Timing Reports

When designing any circuit for an FPGA, the different processes involved will continuously try and optimize the code thereby making it more efficient. Table 6.1 shows one such example that was achieved with the maximum attainable source clock frequency.

	Tuble off clo	en i requency ut un	iei ente stages	
Clock	Initial Setup	Post Synthesis	Post Map	Post PAR
Maximum Frequency	476.19MHz	558.972MHz	541.419MHz	556.174MHz
Minimum Time Period	2.1ns	1.789ns	1.847ns	1.798ns

 Table 6.1 Clock Frequency at different stages

From the above table we can see that, as the design progressed through the different stages, we got a much faster clock source than what was initially setup.

6.1 Behavioral and Post Map Simulations

For this part you will see the difference between the final waveforms from the behavioral simulation [Figure 6.1] and the Post PAR simulation [Figure 6.2]. For this case we will make the FTW = 1048576.





Figure 6.1: Behavioral Simulation



On comparison of the above two images, we notice that the Post Route waveform has many spikes. These spikes are due to the phase truncation spurs. On implementing the DAC and LPF, these spurs should dramatically reduce.

6.1 Different Frequency Tuning Word (FTW) Cases

In this section we will look at the differences obtained for different cases of FTWs.

Varying FTW: The FTW starts of from 1000000 and increments by 15000 at every positive clock edge [Figure 6.3].





Figure 6.3: Varying FTW

Doubling FTW: The FTW starts of from 50000 and doubles at every positive clock edge [Figure 6.4].



As you can see the frequency of the sine wave rapidly increases as the FTW doubles. Apart from the general spurs, you will also notice certain bigger spikes in the waveform at times. These bigger glitches are caused when the PA reaches its maximum value and restarts.

Chapter 7. CONCLUSION AND FUTURE WORK

In summary, this thesis laid down the path necessary to gain knowledge to design any circuit for an FPGA, using a DDS as an example. It started by stating some Verilog examples that are used for the HDL to design digital circuits and then went on to explain the background theory of a DDS. This was followed by giving a broad overview on the essentials of FPGA design. These three chapters are a stepping stone to any FPGA design. Using Xilinx's ISE software and implementing the DDS on a Virtex 6 FPGA, the tutorial stepped through the different phases of a FPGA flow diagram and simultaneously showed screenshots to make sure you are the right path. Finally, the thesis investigated the different results which were obtained when the inputs were varied.

This project does not implement an actual DAC, thus the next step would be to implement the DDS on the FPGA and feed the signal to a DAC and LPF whose output would then be given to an oscilloscope. There are also many algorithms being developed in the industry to reduce the different kind of spurs generated in the DDS. Thus additional future work, for this project, could entail implementing some of those algorithms in the design, and comparing the difference between a generic and an optimized DDS.

REFERENCES

- [1] Analog Devices, "A technical tutorial on digital signal synthesis," Application Note, 1999. Available: http://www.analog.com/static/importedfiles/tutorials/450968421DDS_Tutorial_rev12-2-99.pdf
- [2] T. M. Comberiate, "Phase Noise Spur Reduction in an Array of Direct Digital Synthesizers," M.S. thesis, University of Illinois at Urbana-Champaign, Urbana, IL, 2010.
- [3] C. Shan, Z. Chen, H. Yuan and W. Hu, "Design and implementation of a FPGA-based Direct Digital Synthesizer," in *Electrical and Control Engineering (ICECE)*, 2011 *International Conference*, vol., no., pp.614-617.
- [4] H. Omran, K. Sharaf, and M. Ibrahim, M, "An all-digital direct digital synthesizer fully implemented on FPGA," in *Design and Test Workshop (IDT)*, 2009 4th International, vol., no., pp.1-6.
- [5] Shannon, C.E., "Communication in the Presence of Noise," *Proceedings of the IRE*, January 1949, vol.37, no.1, pp. 10- 21.
- [6] J. Vankka, *Digital Synthesizers and Transmitters for Software Radio*. Dordrecht, The Netherlands: Springer, 2005
- [7] Y. Yang, "A Novel Truncation Spurs Free Structure of Direct Digital Synthesizer," 2011, unpublished.
- [8] World of Asic, 2012, web site. Available: http://www.asic-world.com/
- [9] D. K. Tala, "Verilog Tutorial," 2012, Available: http://www.ece.umd.edu/courses/enee359a/verilog_tutorial.pdf
- [10] FPGA vs. ASIC, Xilinx Inc., 2012, web page. Available at: http://www.xilinx.com/fpga/asic.htm
- [11] B. Mullane, C. MacNamee, "Developing a Reusable IP Platform within a System-on-Chip Design Framework targeted towards an Academic R&D Environment," Circuits and System Research Centre (CSRC), University of Limerick, Limerick, Ireland.
- [12] ISE FPGA Design Flow Overview, Xilinx Inc., 2008, web page. Available at: http://www.xilinx.com/itp/xilinx10/isehelp/ise_c_fpga_design_flow_overview.htm

- [13] FPGA Design Flow Overview, FPGA Central, 2011, web page. Available at: http://www.fpgacentral.com/docs/fpga-tutorial/fpga-design-flow-overview
- [14] M. Chaitanya, "FPGA Design Flow," 2012, web page. Available: http://www.vlsiworld.com/content/view/28/47/
- [15] FPGA design implementation (Xilinx design flow), CORE Technologies, April 03, 2009, web page. Available: http://www.1-core.com/library/digital/fpga-designtutorial/implementation_xilinx.shtml
- [16] Xilinx Inc., "ISE In-Depth Tutorial UG695 (v 12.3)," September, 2010. Available: http://www.xilinx.com/support/documentation/sw_manuals/xilinx12_3/ise_tutorial_ug695. pdf

APPENDIX A. CHOOSING A SIMULATOR AND SETTING UP MODELSIM

1. To choose either ISim or ModelSim as your simulator right-click on your top level entity and select **Design Properties** [Figure A.1].




Figure A.1: Selecting Design Properties

Now chose your desired simulator in the **Simulator** drop down field. Here in Figure A.2, **Modelsim-PE Mixed** has been chosen. For **ISim**, select the same from the drop down menu.

Name:	acc320.2
ocation:	C:\Users\Karan\Documents\DDS\normal_dds_backup
Working directory:	C:\Users\Karan\Documents\DDS\normal_dds_backup
Description:	
Project Settings	
Property Name	Value
Top-Level Source Type	HDL
Evaluation Development Board	None Specified
Product Category	All
Family	Virtex6
Device	XC6VLX75T
Package	FF484
Speed	-3
Synthesis Tool	XST (VHDL/Verilog)
Simulator	Modelsim-PE Mixed
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	

Figure A.2: Design Properties

Once you have ModelSim downloaded and installed, go back to ISE go to Edit →
 Preferences, expand ISE General, and select Integrated Tools. Add the path to the
 ModelSim executable file in the Model Tech Simulator section and click OK [Figure A.3].

Preferences - Integrated To	ools Options
Category	Set the paths for the integrated tools you have installed.
Console HTML Browser	Model Tech Simulator:
🖨 ISE General Design Goals & Si	C:\modeltech_pe_10.1b\win32pe\modelsim.exe
	Synplify:
Process Completi	Default
ISE Text Editor Language Templates	Symplify Pro:
RTL/Technology View Color Scheme	Precision:
- New Object Color Object Colors	Default
User Color Rules	PlanAhead:
- Check	C:\Vilinx\13.1\JSE_DS\PlanAhead\bin Default
Colors	
- Layout Printing	
Sheet Sizes	
< <u> </u>	
	OK Cancel Apply Help

Figure A.3: Giving the Path to ModelSim

Now you have to add the **modelsim.ini** file to your project. Go to **Project** \rightarrow **Add Source**. In the bottom right select the view option to **All files** and browse to the ModelSim directory and add the modelsim.ini file. Generally it will be in **C:\modeltech_pe_10.1b** [Figure A.4].

Compu	ter 🕨 Local I	Disk (C:)	.0.1b + + + 5	Search modeltech_pe_10.	1b
Organize 🔻 New fol	der			!== ▼ [
🔶 Favorites	Name		Date modified	Туре	Siz
🧮 Desktop	📕 veril	og_src	10/17/2012 3:00	AM File folder	
鷆 Downloads	🔰 vhdl	_src	10/17/2012 3:00	AM File folder	
📃 Recent Places	🔋 📗 vital	2.2b	10/17/2012 3:02	AM File folder	
🚹 Google Drive	🔋 📗 vital	1995	10/17/2012 3:02	AM File folder	
🌗 DDS - Shortcut 🗏	📗 📗 vital	2000	10/17/2012 3:02	AM File folder	
ITHESIS	🔋 📗 win3	2pe	10/17/2012 3:05	AM File folder	
	LICE	NSE	4/27/2012 1:37 A	M File	
词 Libraries	🗿 mod	elsim - Copy.ini	4/27/2012 1:37 A	M Configuration set	t
Documents	🖉 mod	elsim.ini	10/21/2012 9:16	PM Configuration set	t
J Music	RELE	ASE_NOTES	4/27/2012 4:49 A	M File	
Pictures	💿 RELE	ASE_NOTES.html	4/27/2012 4:49 A	M Chrome HTML D	0
🛃 Videos	RELE	ASE_NOTES.txt	4/27/2012 4:49 A		
	🗋 vco		4/27/2012 1:37 A	M File	
Computer 🔻	•		m		•
File	name: mode	lsim.ini	▼ AI	ll Files (*.*)	•

Figure A.4: Selecting the 'modelsim.ini' file